|
Voltage Across the Gate node collapses down to about 1V, which then makes the system to turn OFF. What could be the cause? It starts off at about 16V, which is not wrong, but oscillates and collapses until it gets below the threshold gate voltage of the P-fet, causing it to turn OFF. |
September 18, 2023 |
|
You should remove the space in Load Capacitance. I added a resistor, R4, and a square source to replace the Enable part. You my note that at 1MHz, your enabling signal is just too fast (simulate a Frequency Domain), but at 10Hz, with a time domain simulation, it is fine, without apparent problem. |
September 19, 2023 |
No answers yet. Contribute your answer below!
You must log in or create an account (free!) to answer a question.
Anyone can ask a question.
Did you already search (see above) to see if a similar question has already been answered? If you can't find the answer, you may ask a question.
CircuitLab's Q&A site is a FREE questions and answers forum for electronics and electrical engineering students, hobbyists, and professionals.
We encourage you to use our built-in schematic & simulation software to add more detail to your questions and answers.
Acceptable Questions:
Unacceptable Questions:
Please respect that there are both seasoned experts and total newbies here: please be nice, be constructive, and be specific!
CircuitLab is an in-browser schematic capture and circuit simulation software tool to help you rapidly design and analyze analog and digital electronics systems.