MOSFET logic gate counter-example

Created by	stashcraft
Created	February 07, 2013
Last modified	February 07, 2013
Tags	cmos digital logic-gate mosfet

a messy demonstration to show that swapping the PDN and PUN while inverting the output is not equivalent to the original circuit

Copy and paste the appropriate tags to share.

Schematic PNGs: (download or hot-link)
small, medium, large

Circuit URL (e-mail, IM, blog, etc.):

CircuitLab forums and comments:

BBCode (many online discussion forums):

Markdown:

HTML:

Open in editor

Not provided.

No comments yet. Be the first!

Only the circuit's creator can access stored revision history.

MOSFET logic gate counter-example PUBLIC